

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2000-285017
(43)Date of publication of application : 13.10.2000

(51)Int.Cl.

G06F 12/06

(21)Application number : 11-094059

(71)Applicant : SEIKO EPSON CORP

(22)Date of filing : 31.03.1999


(72)Inventor : TAKIZAWA YASUTOSHI

(54) STORAGE

(57)Abstract:

PROBLEM TO BE SOLVED: To improve the access speed by deciding whether the data should be interleaved according to the quantity of data to be written at a time and then writing the data in a flash memory.

SOLUTION: When the logical address of a storage and the information to be written are given from an external I/F, a controller 101 decides a specific area of a flash memory 102 where the data are actually written on an address conversion table existing at a part of the memory 102. The conversion table that is defined every 16 sectors (8448 bytes), for example, contains a bit to show whether the data should be interleaved. The controller 101 decides the said interleaving according to the quantity of data to be written at a time, sets a bit showing the interleaving in the conversion table if the interleaving is advantageous and writes the 1st and 2nd data in the flash memories 102 and 103 respectively. Thereafter, the data are alternately and continuously written in both memories 102 and 103 and accordingly the writing time is shortened.



(19)日本国特許庁 (JP)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開2000-285017

(P2000-285017A)

(43)公開日 平成12年10月13日 (2000.10.13)

(51)Int.Cl.⁷

G 0 6 F 12/06

識別記号

5 4 0

F I

G 0 6 F 12/06

テマコート⁷ (参考)

5 4 0 B 5 B 0 6 0

審査請求 未請求 請求項の数1 O.L. (全3頁)

(21)出願番号 特願平11-94059

(22)出願日 平成11年3月31日 (1999.3.31)

(71)出願人 000002369

セイコーエプソン株式会社

東京都新宿区西新宿2丁目4番1号

(72)発明者 滝沢 安俊

長野県諏訪市大和3丁目3番5号 セイコ
ーエプソン株式会社内

(74)代理人 100093388

弁理士 鈴木 喜三郎 (外2名)


Fターム(参考) 5B060 HA02

(54)【発明の名称】 記憶装置

(57)【要約】

【課題】フラッシュメモリを使用した記憶装置のアクセス時間を短くすることにある。

【解決手段】フラッシュメモリを使用した記憶装置にデータを書き込む場合一度に書き込むデータ量に応じてインターリーブするかしないかを決定し書き込みを行う。



【特許請求の範囲】

【請求項1】複数のフラッシュメモリチップとその制御を行うコントローラにより構成される記憶装置において概記憶装置に書込むデータをフラッシュメモリの連続したアドレスに書込むかあるいは複数のフラッシュメモリに交互に書込むかを決めるビットがありそのビットにしたがって書き込み方法を切り替えることを特徴とする記憶装置。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明はフラッシュメモリを使用した記憶装置に関するものである。

【0002】

【従来の技術】複数のフラッシュメモリとその制御を行うコントローラにより構成される記憶装置ではそのデータの書き込みおよび読み出しをする場合にコントローラのシンリンダー、トランク、セクタにより構成される論理アドレスを変換テーブルによりコントローラがフラッシュメモリの物理アドレスに対応させていた。このコントローラがインターリープという方法によりフラッシュメモリへの書き込み時間を短くしていた。インターリープとは連続したデータを1つのフラッシュメモリの連続したアドレスに書き込むのではなく複数のメモリにまたがって書き込む方法である。たとえば10セクタのデータを書込む場合には、1セクタは512バイトとそのデータの管理情報16バイトの合計528バイトで構成されるので528×10バイトのデータをフラッシュメモリに書込む必要がある。フラッシュメモリに書込みを行う場合528バイトのデータをフラッシュメモリチップに転送しフラッシュメモリ内部のバッファに格納した後、フラッシュメモリに書込みコマンドを発行しフラッシュメモリにデータを書込む。フラッシュメモリチップにデータを転送するのに要する時間はtT、フラッシュメモリにデータを書込む時間はtWとすると10セクタ分のデータを1つのフラッシュメモリチップに書込むのに要する時間は $10 \times (tT + tW)$ である。

【0003】インターリープでは10ある528バイト単位のデータのうち最初の528バイトデータをk番目のフラッシュメモリチップに書き込み、次の528バイトデータをk+1番目のフラッシュメモリチップに書き込み3番目の528バイトデータを再度k番目のフラッシュメモリに書込むという動作をする。

【0004】このようにするとk番目のフラッシュメモリに528バイトデータの書込みが完了するまでの時間を待たずにk+1番目のフラッシュメモリチップにデータの転送を開始できる。したがって10セクタ分のデータを書込むのに要する時間は $5 \times (tT + tW) + tT$ である。一般に $tT < tW$ であるためインターリープ動作をするとインターリープをしない場合に比べて書込み時間が約半分になる。

【0005】

【発明が解決しようとする課題】しかしながら全ての書き込み動作に対してインターリープを行うとかえって記憶装置としてアクセス時間を長くさせるという問題があった。たとえば記憶装置の中の1セクタのみのデータを書き換える動作を行う場合には528バイトのみのデータを書き換えれば良いはずである。しかしフラッシュメモリはたとえば $528 \times 16 = 8448$ バイトで構成されるブロックの単位で書き込みを行う。これは以下の理由による。フラッシュメモリは現在書込んであるデータに上書きをすることができず8448バイトの単位で一旦データを消去して書き込みを行う。ある8448バイトのブロック内部の528バイトを書き換える場合には8448のうち528バイトのみのイレーズすることはできないので従来格納されていた8448バイトのデータのうち528バイトのみ変更した8448バイトのデータを同じアドレス領域をイレーズした後再度書き込むかあるいは他のイレーズ済みのエリアに書込む。いずれにしても8448バイト(528バイトを16回)の書き込みが必要である。よってひとつのブロックの書き込みを行う場合には $16 \times (tT + tW)$ の時間を要する。これは1セクタのみ書き換える場合でも複数セクタのデータを書き換える場合でも同じ時間が必要である。

【0006】たとえば2セクタのみの書き込みが必要な場合にはインターリープを行うと $16 \times (tT + tW) + tT$ の時間が必要であるがインターリープを行わなければ $16 \times (tT + tW)$ で書き込みが終了する。一方16を超えるセクタの書き込みを行う場合にはインターリープした方が早くなる。17セクタの書き込みを行う場合には2つの8448バイトのブロックの書き込みを行う必要がある。インターリープを行わない一つ目のフラッシュメモリの16セクタのデータを書き換えた後2つ目のフラッシュメモリの16セクタデータを書き換える必要があるので $2 \times 16 \times (tT + tW) - tW$ の時間が必要である。しかしインターリープを行うと $16 \times (tT + tW) + tT$ で書き込みができる。

【0007】以上のようにインターリープを行うことにより書き込み時間が早くなる場合と遅くなる場合がある。

【0008】

【課題を解決するための手段】本発明の記憶装置は、複数のフラッシュメモリチップとその制御を行うコントローラにより構成される記憶装置において概記憶装置に書込むデータをフラッシュメモリの連続したアドレスに書き込むかあるいは複数のフラッシュメモリに交互に書き込むかを決めるビットがありそのビットにしたがって書き込み方法を切り替えることを特徴とする。

【0009】


【発明の実施の形態】図1が本発明のブロック図である。101はコントローラでありコントローラ101にはコントローラの処理を行うCPUとコントローラの処理プログラムを行うROMとCPUが一時的に必要なデータを保存するRAMとフラッシュメモリのデータの読み書きを行うため

のアドレス、データバスおよび記憶装置の外部とやりとりをするインターフェースから構成される。102, 103はフラッシュメモリでありコントローラ101によりアクセスされる。本実施例ではフラッシュメモリが2個の場合を説明しているがフラッシュメモリは2個以上ならいくつでも構わない。

【0010】外部インタフェースからシリンド、トラック、セクタという記憶装置の論理アドレスと書込む情報がコントローラ101に与えられるとコントローラ101はフラッシュメモリ102の一部にあるアドレス変換テーブルにより実際のフラッシュメモリのどのエリアにデータを書込むかを決定する。

【0011】このアドレス変換テーブルを図2に示す。シリンド、トラック、セクタがこのアドレス変換テーブルに入力されるとそれに対応したフラッシュメモリのアドレスが出力される。このアドレスにデータを書き込む。変換テーブルは16セクタ(8448バイト)毎に定義されている。このアドレス変換テーブルにはインターリーブするかどうかを示すビットがある。一度に書き込むデータ量によりインターリーブしたほうが有利かどうかをコントローラ101が判断し、有利なら変換テーブル内のインターリーブを示すビットをセットし、フラッシュメモリ102, 103にまたがりデータを書き込む。

[回 1]



【図2】

シリングルチェックビタ	アドレス	インターリープ
0001~10	ブロックの先頭アドレス	v4L
000117~31	ブロックの先頭アドレス	v4L
1111111111111111	ブロックの先頭アドレス	v4L

【図4】

1
2
3
16

〔図3〕

フラッシュタイプ 108	フラッシュタイプ 108
1	2
3	4
3.1	3.2

* NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1]By two or more flash memory chips and a controller which performs the control. Memory storage changing a method which there is a bit to decide and writes in whether data written in ***** in memory storage constituted is written in an address with which a flash memory continued, or it writes in two or more flash memories by turns according to the bit.

[Translation done.] NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention]This invention relates to the memory storage which uses a flash memory.

[0002]

[Description of the Prior Art]When making writing and read-out of the data two or more flash memories with the memory storage constituted by the controller which performs the control, SHINRINDA of a controller, The controller was making the track and the logical address constituted by the sector correspond to the physical address of a flash memory with a translation table. This controller shortened writing time to the flash memory by the method of interleave. Interleave is a method which does not write continuous data in the address with which one flash memory continued, but is written in ranging over two or more memories. For example, to write in the data of ten sectors, since one sector comprises 512 bytes and a total of 528 bytes of 16 bytes of management information of the data, it needs to write 528x10 bytes of data in a flash memory. When writing in a flash memory, after transmitting 528 bytes of data to a flash memory

chip and storing in the buffer inside a flash memory, a write command is published to a flash memory and data is written in a flash memory. When time to write data for the time taken to transmit data to a flash memory chip in tT and a flash memory is set to tW, the time taken to write the data for ten sectors in one flash memory chip is $10x(tT+tW)$.

[0003]The first 528 byte data are written in the k-th flash memory chip among the data of the 528-byte unit which exists ten in interleave, Operation of writing the 528 following byte data in the k+1st flash memory chips, and writing the 3rd 528 byte data in the k-th flash memory again is carried out.

[0004]If it does in this way, a data transfer can be started to the k+1st flash memory chips, without waiting for time until the writing of 528 byte data is completed to the k-th flash memory. Therefore, the time taken to write in the data for ten sectors is $5x(tT+tW)+tT$. Compared with the case where it will not interleave if interleave operation is carried out, since it is generally $tT < tW$, a write time becomes abbreviation half.

[0005]

[Problem to be solved by the invention]However, when interleaved to all the writing operation, there was a problem of lengthening access time as memory storage on the contrary. For example, what is necessary must be just to rewrite 528 bytes of data, when performing operation which rewrites the data of only one sector in memory storage. However, a flash memory writes in in the unit of the block which comprises $528 \times 16 = 8448$ byte. This is based on the following Reasons. A flash memory cannot be overwritten at the data written in now, but writes in by once eliminating data in the unit which is 8448 bytes. In rewriting 528 bytes inside 8448 bytes of a certain block, among 8448 by 528 bytes of that which can be erased and is twisted. After erasing the same address area, 8448 bytes of data which was accepted 528 bytes of 8448 bytes of data stored conventionally, and was changed is written in again, or is written in the area erased [other]. Anyway, 8448 bytes (it is 16 times about 528 bytes) of writing is required. Therefore, in writing in one block, it requires the time of $16x(tT+tW)$. When rewriting only one sector, or when rewriting the data of two or more sectors, the same time is required for this.

[0006]For example, if the time of $16x(tT+tW)+tT$ is required if it interleaves when the writing of only two sectors is required, but it does not interleave, writing is completed by $16x(tT+tW)$. In writing in the sector exceeding 16 on the other hand, the interleaved direction becomes early. To write in 17 sectors, it is necessary to write in 8448 bytes of two blocks. Since it is necessary to rewrite 16 sector data of the 2nd flash memory after rewriting the data of 16 sectors of a one-eyed flash memory if it does not interleave, the time of $2x16x(tT+tW)-tW$ is required. However, if it interleaves, writing will be made in $16x(tT+tW)+tT$.

[0007]It may become late with the case where a write time becomes early, by interleaving as mentioned above.

[0008]

[Means for solving problem]The memory storage of this invention, By two or more flash memory chips and the controller which performs the control. The method which there is a bit to decide and writes in whether the data written in ***** in the memory storage constituted is written in the address with which the flash memory continued, or it writes in two or more flash memories by turns according to the bit is changed.

[0009]

[Mode for carrying out the invention]Drawing 1 is a BURROKU figure of this invention. The address for 101 being a controller and writing the data of CPU which processes a controller, RAM where ROM and CPU which perform the processing program of a controller save data

required for a target temporarily, and a flash memory for the controller 101, It comprises an interface exchanged with the exterior of a data bus and memory storage. 102,103 is a flash memory and is accessed by the controller 101. In this example, although the case where the number of flash memories is two is explained, two or more flash memories may be learned and shoes may be sufficient as them.

[0010]The cylinder from an external interface, a track, It is determined in which area of a actual flash memory data is written with the address mapping table which the controller 101 has in a part of flash memory 102 as the logical address of memory storage called a sector and the information to write in are given to the controller 101.

[0011]This address mapping table is shown in drawing 2. If a cylinder, a track, and a sector are inputted into this address mapping table, the address of the flash memory corresponding to it will be outputted. Data is written in this address. The translation table is defined as every 16 sectors (8448 bytes). The bit which shows whether it interleaves or not is shown in this address mapping table. The controller 101 judges that it is more advantageous whether to interleave with the data volume written in at once, if advantageous, the bit which shows the interleave in a translation table is set, and data is written in ranging over the flash memory 102,103.

[0012]How to write in data is shown in drawing 3. A flash memory writes in data like drawing 3 using the block in the simultaneous position of the flash memory 102,103, although some blocks of 8448 units are included. The turn that the number of drawing 3 writes in data is shown. The 1st data is written in the flash memory 102, and the 2nd data is written in the flash memory 103. Like the following, the data of No. odd is written in the flash memory 102, and the data of No. even is written in the flash memory 103. In reading this data, the bit which shows interleave of an address mapping table is read, and it reads data from the flash memories 102 and 103 by turns. When there is little data volume written in at once, as the bit which shows interleave of an address mapping table is reset and it is shown in drawing 4, data is written in succeeding one flash memory. In reading this data, it reads the data which continued with reference to the bit which shows interleave of an address mapping table.

[0013]

[Effect of the Invention]An access speed can be early carried out by interleaving with the data volume written in at a time as mentioned above judging whether lends and there is, and writing in a flash memory.

[Translation done.] * NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL FIELD

[Field of the Invention] This invention relates to the memory storage which uses a flash memory.

[Translation done.] * NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] When making writing and read-out of the data two or more flash memories with the memory storage constituted by the controller which performs the control, SHINRINDA of a controller, The controller was making the track and the logical address constituted by the sector correspond to the physical address of a flash memory with a translation table. This controller shortened writing time to the flash memory by the method of interleave. Interleave is a method which does not write continuous data in the address with which one flash memory continued, but is written in ranging over two or more memories. For example, to write in the data of ten sectors, since one sector comprises 512 bytes and a total of 528 bytes of 16 bytes of management information of the data, it needs to write 528×10 bytes of data in a flash memory. When writing in a flash memory, after transmitting 528 bytes of data to a flash memory chip and storing in the buffer inside a flash memory, a write command is published to a flash memory and data is written in a flash memory. When time to write data for the time taken to transmit data to a flash memory chip in tT and a flash memory is set to tW , the time taken to write the data for ten sectors in one flash memory chip is $10x(tT+tW)$.

[0003] The first 528 byte data are written in the k -th flash memory chip among the data of the 528-byte unit which exists ten in interleave, Operation of writing the 528 following byte data in the $k+1$ st flash memory chips, and writing the 3rd 528 byte data in the k -th flash memory again is carried out.

[0004] If it does in this way, a data transfer can be started to the $k+1$ st flash memory chips, without waiting for time until the writing of 528 byte data is completed to the k -th flash memory. Therefore, the time taken to write in the data for ten sectors is $5x(tT+tW)+tT$. Compared with the case where it will not interleave if interleave operation is carried out, since it is generally $tT < tW$, a write time becomes abbreviation half.

[Translation done.] * NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
 - 2.**** shows the word which can not be translated.
 - 3.In the drawings, any words are not translated.
-

EFFECT OF THE INVENTION

[Effect of the Invention]An access speed can be early carried out by interleaving with the data volume written in at a time as mentioned above judging whether lends and there is, and writing in a flash memory.

[Translation done.] * NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
 - 2.**** shows the word which can not be translated.
 - 3.In the drawings, any words are not translated.
-

TECHNICAL PROBLEM

[Problem to be solved by the invention]However, when interleaved to all the writing operation, there was a problem of lengthening access time as memory storage on the contrary. For example, what is necessary must be just to rewrite 528 bytes of data, when performing operation which rewrites the data of only one sector in memory storage. However, a flash memory writes in in the unit of the block which comprises $528 \times 16 = 8448$ byte. This is based on the following Reasons. A flash memory cannot be overwritten at the data written in now, but writes in by once eliminating data in the unit which is 8448 bytes. In rewriting 528 bytes inside 8448 bytes of a certain block, among 8448 by 528 bytes of that which can be erased and is twisted. After erasing the same address area, 8448 bytes of data which was accepted 528 bytes of 8448 bytes of data stored conventionally, and was changed is written in again, or is written in the area erased [other]. Anyway, 8448 bytes (it is 16 times about 528 bytes) of writing is required. Therefore, in writing in one block, it requires the time of $16x(tT+tW)$. When rewriting only one sector, or when rewriting the data of two or more sectors, the same time is required for this.

[0006]For example, if the time of $16x(tT+tW)+tT$ is required if it interleaves when the writing of only two sectors is required, but it does not interleave, writing is completed by $16x(tT+tW)$. In writing in the sector exceeding 16 on the other hand, the interleaved direction becomes early. To write in 17 sectors, it is necessary to write in 8448 bytes of two blocks. Since it is necessary to rewrite 16 sector data of the 2nd flash memory after rewriting the data of 16 sectors of a one-eyed flash memory if it does not interleave, the time of $2x16x(tT+tW)-tW$ is required. However,

if it interleaves, writing will be made in $16 \times (tT + tW) + tT$.

[0007]It may become late with the case where a write time becomes early, by interleaving as mentioned above.

[Translation done.] * NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
 - 2.**** shows the word which can not be translated.
 - 3.In the drawings, any words are not translated.
-

MEANS

[Means for solving problem]The memory storage of this invention, By two or more flash memory chips and the controller which performs the control. The method which there is a bit to decide and writes in whether the data written in ***** in the memory storage constituted is written in the address with which the flash memory continued, or it writes in two or more flash memories by turns according to the bit is changed.

[0009]

[Mode for carrying out the invention]Drawing 1 is a BURROKU figure of this invention. The address for 101 being a controller and writing the data of CPU which processes a controller, RAM where ROM and CPU which perform the processing program of a controller save data required for a target temporarily, and a flash memory for the controller 101, It comprises an interface exchanged with the exterior of a data bus and memory storage. 102,103 is a flash memory and is accessed by the controller 101. In this example, although the case where the number of flash memories is two is explained, two or more flash memories may be learned and shoes may be sufficient as them.

[0010]The cylinder from an external interface, a track, It is determined in which area of a actual flash memory data is written with the address mapping table which the controller 101 has in a part of flash memory 102 as the logical address of memory storage called a sector and the information to write in are given to the controller 101.

[0011]This address mapping table is shown in drawing 2. If a cylinder, a track, and a sector are inputted into this address mapping table, the address of the flash memory corresponding to it will be outputted. Data is written in this address. The translation table is defined as every 16 sectors (8448 bytes). The bit which shows whether it interleaves or not is shown in this address mapping table. The controller 101 judges that it is more advantageous whether to interleave with the data volume written in at once, if advantageous, the bit which shows the interleave in a translation table is set, and data is written in ranging over the flash memory 102,103.

[0012]How to write in data is shown in drawing 3. A flash memory writes in data like drawing 3 using the block in the simultaneous position of the flash memory 102,103, although some blocks of 8448 units are included. The turn that the number of drawing 3 writes in data is shown. The

1st data is written in the flash memory 102, and the 2nd data is written in the flash memory 103. Like the following, the data of No. odd is written in the flash memory 102, and the data of No. even is written in the flash memory 103. In reading this data, the bit which shows interleave of an address mapping table is read, and it reads data from the flash memories 102 and 103 by turns. When there is little data volume written in at once, as the bit which shows interleave of an address mapping table is reset and it is shown in drawing 4, data is written in succeeding one flash memory. In reading this data, it reads the data which continued with reference to the bit which shows interleave of an address mapping table.

[Translation done.] * NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1]The system configuration figure showing 1 embodiment of this invention.

[Drawing 2]The figure of an address mapping table.

[Drawing 3]The figure of the example of data writing at the time of interleaving.

[Drawing 4]The figure of the example of data writing when not interleaving.

[Explanations of letters or numerals]

101 Controller

102 Flash memory

103 Flash memory


[Translation done.] * NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
 - 2.**** shows the word which can not be translated.
 - 3.In the drawings, any words are not translated.
-

DRAWINGS

[Drawing 1]




[Drawing 2]

シリング/トラックセクタ	アドレス	インターリープ
0/01~16	ブロックの先頭アドレス	y/n
0/017~81	ブロックの先頭アドレス	y/n
1/n/n~n+16	ブロックの先頭アドレス	y/n


[Drawing 3]

フラッシュチップ 102 フラッシュチップ 103



[Drawing 4]

フラッシュチップ 102



[Translation done.]